

31046 U.S. PTO  
10/085009

03/01/02

U.S. UTILITY Patent Application

PATENT NUMBER and  
ISSUE DATE

APPL NUM 10085009	FILING DATE 03/01/2002	CLASS 438	SUBCLASS 129	GAU 2842	EXAMINER Q. Hoang
----------------------	---------------------------	--------------	-----------------	-------------	----------------------

\*\*APPLICANTS: Fukui Masahiro; Hayashi Naoki;  
2818

\*\*CONTINUING DATA VERIFIED: *NOTE my*

\*\* FOREIGN APPLICATIONS VERIFIED: *YES my*  
JAPAN 2001-063491 03/07/2001

BEST AVAILABLE COPY

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO 60188-156
35 USC 119 conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		
Verified and Acknowledged Examiners's initials <i>mm</i>		
TITLE : Wiring method in layout design of semiconductor integrated circuit, semiconductor integrated circuit and functional macro		

U.S. DEPT. OF COMM./PAT. & TM./PTO-4361 (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
ISSUE FEE		Sheet to Draw.	Fig. Draw.
Amount Due	Date Paid	Print Fig.	
Primary Examiner		Application Examiner	
PREPARED FOR ISSUE			
<input type="checkbox"/> TERMINAL DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM  
(Attached in pocket on right inside flap)